Proceedings of the IEEE Design Automation Conference, New Orleans, LA, June 2002

A Detailed Cost Model for Concurrent Use With Hardware/Software Co-Design

D. Ragan, P. Sandborn, and P. Stoaks
University of Maryland
College Park, MD 20742


Hardware/software co-design methodologies generally focus on the prediction of system performance or co-verification of system functionality. This study extends this conventional focus through the development of a methodology and software tool that evaluates system (hardware and software) development, fabrication, and testing costs (dollar costs) concurrent with hardware/software partitioning in a co-design environment. Based on the determination of key metrics such as gate count and lines of software, a new tool called Ghost, evaluates software and hardware development, fabrication, packaging and testing costs. Ghost enables optimization of hardware/software partitioning as a function of specific combinations of hardware foundries and software development environments.

Complete article is available to CALCE Consortium Members

© IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.


[Home Page][Articles Page]